A near CSP plastic encapsulated package with a quad flat non-leaded (QFN) structure has been drawn much attention due to it small size and lightweight applications. Thermal efficiency is the major concern for adopting such type of package in place of TSSOP package. The thermal dissipation for electronics with the higher power consumption is current developing to it uppermost limitation as a wire bonded, lead-frame substrate type of QFN with various pine counts and body sizes. It is therefore an object of the present study to investigate thermal performance of QFN package optimum design attached on different layers and thickness of laminated printed circuit board (PCB), which is further related to reliability issue of this type of IC package. Numerical simulation illustrates how the thermal efficiency of the QFN package can be reached with different PCB designs and airflow conditions.
INTRODUCTION
The configuration of near CSP size quad flat nonleaded (QFN) package is a plastic encapsulated semiconductor device. It comprises a die pad, die pad support pins suspending the die pad, and an IC chip mounted on the die pad. Thin metal wire is then utilized for connecting the electrode of the IC chip to leads. A sealing resin is used for sealing the whole components, while the respective bottom facts of the perimeter leads forming terminal portions are exposed, in which can be soldered directly to the PCB to provide the shorter electrical path and efficient heat path [1] . The small and light nature of QFN package is featured by improving thermal and electrical performance and suitable for portable electronics such as mobile phones, video camera, and PDAs etc.. The thermal performance of QFN packages is required to increase it power consumption, but not the allowable junction temperature. This offers significant challenges to package designers in thermal reliability concerns with a newer package structure and smaller geometry. Thermal resistance analysis of QFN package is a quick way and most often used to determine package thermal characterization in an attempt to account for end-use environments. In addition to laboratory measurement, the thermal resistance of QFN package involves the conduction, convention and radiation mechanisms, all of which are calculated differently and current can be estimated accurately by dedicated finite element analysis (FEA). In this study, thermal resistance of QFN packages follows instructions specified in MIL-STD-833 Method 1012.1, EIA/JESD 51-3 and 51-7 test method, and is determined by different thickness of multi-layer PCB designs with various thermal conductivities.
PACKAGE CONFIGURATION AND DIMENSION
In this study, the QFN48 package as shown in Fig. 1 is adopted for a semiconductor chip shows the characteristics of die attach, wire bonding to a lead frame, and plastic molding. The lead frame comprises a plurality of leads and a die pad onto which the chip is mounted. The lead frame and chip are encapsulated in a molding compound to form a chip carrier with peripheral pads and an exposed die attach pad on the bottom. Table 1 shows the different package material detailed outlines for QFN48 assembly. 
THERMAL PROPERTIES OF MATERIAL ASSEMBLIES
The materials, which constitute the package assembly, could have very complicated thermal properties in reality. At present study, for the simplicity, only the properties related to thermal resistance computation is listed in Table 2 . 
MULTI-LAYERS OF PCB DESIGNS
Not only the geometry of package but also the design of printed circuit board (PCB) will greatly influence how quickly the heat is transferred to the PCB and away from the chip. The thermal conductivity of all materials of IC package and the PCB design can yield very different thermal resistance values. Recent advancements in the thermal performance of different packages reported by semiconductor manufacturers are more compatible if it is based on the standardized test-board design. Prior to development of these standardized test boards, IC manufacturers used their own PCB designs to generate thermal data that is unable to identify what is the thermal performance or recommended limit for such a type of package in reality. Here we provide a series of package thermal data based on different test-board PCB designs; therefore, meaningful comparisons of package thermal data between suppliers can be made by our thermal analysis. The drawings shown in Fig. 2, 3 and 4 represent the three types of multi-layer PCB design from our client specifications. The build-up thickness for these three types of multi-layer PCB is proposed by 1.6mm, 1.0 mm and 0.6 mm; respectively. The copper mass per unit area range has been specified in the JEDEC and IPC publications. Here, for external layers a copper foil with a mass of 152 g/m 2 (thickness 18 um) thickness, whereas 35 um thickness for inner layers is adopted in our analysis. For the simplicity in our FEM computation, the area percentage of copper trace layout compared to FR4 is assumed to be a range of 20% ~ 100% equivalence. Microvias technologies are often used for multi-layer PCBs in many portable applications where density and speed are critical needs. However, for such a microvia hole, concerns on the circuit connection are more than the power dissipation in many actual case studies [2, 3] . At the present study, the thermal effect including vias embedded in the substrate layers is not considered in our numerical model due to the configuration of complexities and versatilities.
SIMULATION AND RESULT INTERPRETATIONS
A steady-state thermal analysis is performed by a commercial code ANSYS. Only one-quarter of a QFN48 package soldered on PCB is modeled in the analysis due to the package symmetry c onfiguration. Temperature boundary conditions are applied on the surfaces of QFN48 package and PCB, on which the surfaces adjoining air T ambient is assumed to be 50 o C. The heat transfer coefficient at BC for free convection can be determined based on natural convection on isothermal heated vertical/horizontal plate, which is given by [4] h = Nu*k/H (vertical)
(1)
where Nu is the Nusselt Number, is a function of Reynolds Number, Re and the Prandtl number, Pr. k is the conductivity, W and L are the width and length of PCB, respectively.
The corresponding temperature B.C. is shown in Table 3 . To generate a complete thermal data of QFN48 package attached on different multi-layer PCBs, we first identify what was differences existed between various layers and thickness of PCBs. We also determine if the difference existed within each layer by varying densities of copper trace layout. Figure 5 (a) shows a typical temperature distribution of a one-quarter QFN48 package on PCB by ANSYS software in which QFN48 is direct soldered to PCB [5, 6] . Figure 5(b) shows the temperature distribution of QFN48 package itself, and Figure 5 (c) shows temperature distribution of the molding compound of package. The most commonly used thermal metrics (θ JA ) for IC package i.e. the thermal impedance measured from the chip junction to the ambient air surrounding the package is adopted here. A series of thermal resistance values (θ JA ) of QFN48 package are then obtained from numerical simulations. Table 4 is listed the θ JA values of QFN48 attached on a multi-layers of PCB thickness (= 1.6mm) by varying copper trace densities, whereas Tables 5 and 6 are listed the (θ JA ) values of QFN48 attached on different PCB thickness, 1.0 and 0.6 mm, respectively. Figure 6 plots all thermal data θ JA of QFN48 package graphically in summary. The data ( Figure 6) shows significantly difference between 2 layers and 4 layers. While the layer of PCB increases from 4 to 6, the thermal performance is improved decreasingly. Working with clients and the board fabricator, it usually recommends 4 layers of PCB design can yield better thermal performance and cost effective. From our studies, it also indicates the thinner PCB and higher percentage of copper trace density can provide the better heat dissipation path in which the lower thermal resistance can be obtained. However, PCB with an over 40 percentage of copper trace density will yield no much further improvement in thermal performance. For such higher copper trace density, it is known that the PCB fabricators then have to place more process controls on the plating line, which will be suffered from failures of PCB plating. 
Table3. Heat Transfer Coefficients on BC surfaces

CONCLUSIONS
Although the thermal resistance is widely used for checking the thermal performance of IC packages, the thermal data of packages cannot be utilized until a standardized multi-layer PCB is used. Without a complete available thermal data of a package, it is hard to diagnose its thermal performance in reality, Numerical simulations presented here indicate an improvement of 20% ~ 50% in the thermal resistance values of QFN48 package can be obtained when the QFN48 package is attached on a PCB design with more layers. Especially, the layer of PCB is increased from 2 to 4 layers can yield better power consumption. Lower thickness and higher percentages of copper foil area can also improve the thermal performance of an IC QFN package. Here, the thermal performance of QFN48 package gives a whole range of representative thermal data of the package in use. It offers the data recommended for the maximum power dissipation of an IC package and it is dependent on how the multi-layer PCB is designed by the end-users. To check other issues on an IC package with respect to the thermal limitations such as reliability or fatigue life is further accessible.
